Two-dimensional (2D) semiconductors have been suggested both for ultimatelyscaled field-effect transistors (FETs) and More-than-Moore nanoelectronics. However, these targets can not be reached without accompanying gate insulators which are scalable into the nanometer regime. Despite the considerable progress in the search for channel materials with high mobilities and decent bandgaps, finding high-quality insulators compatible with 2D technologies has remained a challenge. Typically used oxides (e.g. SiO 2 , Al 2 O 3 and HfO 2 ) are amorphous when scaled, while two-dimensional hBN exhibits excessive gate leakages. To overcome this bottleneck, we extend the natural stacking properties of 2D heterostructures to epitaxial fluorite (CaF 2 ), which forms a quasi van der Waals interface with 2D semiconductors. We report scalable single-layer 1 arXiv:1901.10980v1 [physics.app-ph] 
MoS 2 FETs with a crystalline CaF 2 insulator of about 2 nm thickness, which corresponds to an equivalent oxide thickness of less than 1 nm. While meeting the stringent requirements of low leakage currents, our devices exhibit highly competitive performance and record-small hysteresis. As such, our results present a breakthrough for very large scale integration towards commercially competitive nano-electronic devices.
Various two-dimensional (2D) semiconductors are now considered as channel materials in next-generation field-effect transistors (FETs), which are potentially suitable to extend the life of Moore's law by enabling scaled channel geometries below 5 nm. For 
15,16
However, one of the major research problems of 2D technologies is their miniaturization without considerable loss in already achieved device performance thresholds. While fabrication of competitive 2D FETs with scaled channel dimensions is already possible, 17 scaling and precise control of the insulator thickness and quality remain a challenge. Typically, oxides known from Si technologies (e.g. SiO 2 , Al 2 O 3 and HfO 2 ) are used. These materials are amorphous when grown in thin layers, which makes the fabrication of high-quality interfaces with the channel difficult. In order to address this problem, different insulators have to be identified for next-generation 2D technologies. In particular, hexagonal boron nitride (hBN) has been intensively discussed in the literature. 18 However, hBN has a small bandgap of about 6 eV, 19 a small dielectric constant of 5.06, 20 and unfortunate band offsets to most 2D materials. As scaled technologies require equivalent oxide thicknesses (EOT) below 1 nm (corresponding to a physical thickness of below 1.3 nm in hBN), hBN will result in excessive thermionic and tunneling leakage currents (see Supplementary Section 1). To overcome this bottleneck, we suggest here to use epitaxially grown (and thus crystalline) calcium fluoride (fluorite, CaF 2 ) which has outstanding insulating properties even for a physical thickness of just about 2 nm (EOT of about 0.9 nm).
Epitaxially grown CaF 2 is a high-k crystalline material with a very favourable combination of dielectric properties, 21 such as a high dielectric constant (ε = 8.43), wide bandgap (E g = 12.1 eV) and high effective carrier mass (m * = 1.0m 0 ). Also, its nearly perfectly matching lattice constant (0.546 nm) with Si (0.543 nm) and similarities between the fluorite and Si lattice structures allow growth of CaF 2 layers on Si and Ge substrates using molecular- and MoS 2 channels with L and W varied between 400 and 800 nm were shaped. Finally, additional e-beam evaporated Ti/Au layers were deposited to contact the channels. More details about the structure of our devices can be found in Supplementary Section 3.
In Fig. 1a we show that the atomic structure of CaF 2 (111) is rather similar to that of 2D materials, with F-Ca-F monolayers having a thickness of 0.315 nm. This makes fluorite a natural candidate for the integration into 2D process flows. An essential ingredient of our devices is the virtually defect-free CaF 2 (111)/MoS 2 interface, which is formed by the F-terminated fluorite substrate, a quasi van der Waals gap and an atomically flat MoS 2 layer (Fig. 1a) . This interface is present in the channel area and under the source/drain electrodes, as marked in the scanning electron microscope (SEM) image in Fig. 1b . In order to verify the layer structure of our device, we cut a 70 nm thick specimen using focused ion beam (FIB) along the line marked in Fig. 1b and performed TEM measurements. In sandwiched between two metal layers and an SiO 2 isolation layer on top of the CaF 2 /Si substrate ( Fig. 1d ,e). As a final verification of the properties of our 2 nm thick CaF 2 insulator,
in Fig. 1f we show that the measured gate leakage is negligible compared to the drain current of our MoS 2 FET. Using the process flow described above, we fabricated over 100 devices on two different CaF 2 substrates. In Fig. 2a we show the gate transfer (I D − V G ) characteristics measured for 50 devices from both substrates. The typical on-currents vary from 1 nA to nearly 10µA, which is likely because of the non-homogeneous nature of the CVD MoS 2 film and different effective channel widths. At the same time, the measured on/off current ratios of some devices approach 10 7 (Fig. 2b) , which is excellent for back-gated MoS 2 FETs with a tunnelthin gate insulator. Note that for the devices with overall lower currents, the measured on/off current ratios are probably underestimated due to the limited measurement resolution, which affects the off current. At the same time, the subthreshold swing (SS) values of most devices are smaller than 150 mV/dec, while being close to 90 mV/dec for some devices (Fig. 2b,c) .
These values are among the best ever reported for back-gated MoS 2 FETs. Although in these prototypes SS ∼ 90 mV/dec is achieved mostly for the devices with lower current (Fig. 2c) , several high-current devices also exhibit small SS values (e.g. In Fig. 3a we show typical I D − V G characteristics measured for a device which simultaneously exhibits high drain currents and steep SS. The best transistor performance is achieved at V D = 1 V, with maximum measured on current about 5 µA (or about 6 µA/ µm if normalized to the channel width), on/off current ratio close to 10 7 and SS as small as 93 mV/dec (Fig. 3b) . The output
show promising behaviour with a large degree of current control and saturation. All these results confirm the promising nature of our devices and thus the high potential for further development. 
Methods

MBE growth of CaF 2 insulators
Ultra-thin CaF 2 layers were epitaxially grown on weakly doped single-crystal n-Si (111) substrates with N D = 10 15 cm −3 and a misorientation of 5 to 10 angular minutes. Before the growth process, a protective oxide layer was formed after chemical treatment by following the procedure suggested by Shiraki. 39 Then, this layer was removed by annealing for 2 minutes at 1200 o C under ultra-high vacuum conditions (∼10 −8 −10 −7 Pa). This allowed us to obtain an atomically clean 7×7 Si(111) surface. After this, the CaF 2 film was grown on this surface by MBE at 250 o C, which is known to be the optimum temperature to produce pinhole-free homogeneous fluorite layers. 23 The deposition rate of fluorite measured by a quartz oscillator was about 1.3 nm/min. The growth processes and crystalline quality of the CaF 2 layers were monitored using RHEED with an electron energy of 15 keV (see the diffraction images shown in Supplementary Section 2).
Device fabrication
A single-layer MoS 2 film serving as a channel was grown on c-plane sapphire using the CVD process described by Dumcenco et al . 36 Namely, CVD growth was performed at atmospheric pressure and 750 o C using sulfur and MoO 3 as powder precursors and ultra-high-purity
Ar as the carrier gas.
All lithography steps were done using E-Beam lithography. First we deposited SiO 2 (5-10 nm)/Ti/Au contact pads using sputtering. An isolation with the SiO 2 layer is required to minimize parasitic leakage currents through the 15 -20 µm sized square electrodes, which have to be so large for a reliable contact with the probe. Then 7×7 mm CVD-grown MoS 2 films were transferred onto the CaF 2 (111) substrate with pre-shaped isolated contact pads using the process suggested by Gurarslan et al . 37 In particular, we used a polystyrene film as a carrier polymer and dissolved it in toluene after the transfer process. The transferred MoS 2 film was subsequentily etched by reactive ion etching, in order to define the transistor channels with L and W between 400 and 800 nm. Finally, the channels were contacted by e-beam evaporated Ti/Au pads deposited on top of MoS 2 in the contact areas. This second layer of Ti/Au was slightly extended to contact MoS 2 on top of the bare CaF 2 surface.
TEM measurements
In order to achieve a high contrast in TEM measurements, the devices were covered by a 10 nanometers thick carbon layer deposited using sputtering. After this a TEM lamella preparation process was performed with a dual beam system. First a thicker granular platinum protective layer was deposited using a focused electron beam followed by a focused ion beam deposition. Then a TEM lamella was cut out along the channel of the device. Finally, the samples were examined using a TEM setup at the pressure of about 10 −5 Pa. During the measurements, we recorded EELS spectra to verify the layer structure of our device. 
Electrical characterization
Electrical characterization of our MoS
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Tunnel leakage currents through CaF 2 and other insulators
In Fig. S1a we show the energetic alignment of CaF 2 , hBN and SiO 2 relative to Si and several single-layer TMD semiconductors obtained using the band offsets known from literature. Clearly, in both cases the tunnel leakage through CaF 2 is even smaller than for high-k oxides, not to mention hBN, which is closer to SiO 2 rather than to high-k materials A . Together with a defect-free substrate and a quasi van der Waals interface with 2D semiconductors, small leakages through CaF 2 layers with sub-1 nm EOT make this material the most promising for scaled next-generation 2D devices.
A Note that for hBN we use the best case values of χ e ∼3 eV 2 and ε = 5.06. 3 However, this material is not perfectly parameterized. For instance, other suggested χ e values are about 1 eV smaller 12 than in Fig. S1a and an alternative ε would be 3.76. 13 As such, our model provides the results for minimum possible tunnel leakages through hBN. The density of these pinholes typically depends on the quality of the Si(111) substrate (e.g. misorientation angle, roughness, etc.) and the MBE growth parameters. It is commonly assumed that for a well adjusted MBE process of CaF 2 on Si(111) there should be less than one pinhole per 100 µm 2 . As such, the probability of having some pinholes under the 225 -400 µm 2 sized pads is quite high, which may lead to a smaller number of functional devices.
RHEED control of CaF
Thus, in order to reduce parasitic leakages, the contact pads received some additional insulating layer with 5 -10 nm thick SiO 2 . At the same time, the contact of the SiO 2 layer with the MoS 2 film is completely avoided, which is necessary to block possible charge trapping events at the MoS 2 /SiO 2 interface and thus make the transistor characteristics more stable.
As such, within the contact area, the MoS 2 film is sandwiched between two Ti/Au layers, in which a thin (few nanometers) Ti layer is used as an adhesion layer. A typical view of our devices obtained using a scanning electron microscope (SEM) is shown in Fig. S3b . A detailed SEM image of the channel area (Fig. S3c) allows to estimate the channel dimensions.
For our devices both L and W are typically between 400 and 800 nm. However, the CVD MoS 2 film contains some imperfections, which may lead to different effective channel widths for different devices. Within the channel area, the MoS 2 film is just on top of the CaF 2 insulator. As shown in Fig. S3d , the channel area of our devices can be also nicely resolved using atomic-force microscope (AFM). to some oxidation at the CaF 2 /Si interface, since oxygen is able to penetrate through the thinnest places in the CaF 2 layers. As a result, a thin SiO 2 layer is formed underneath CaF 2 .
Estimation of the effective gate insulator thickness in our MoS
While previously we observed this oxidation as a decrease of the tunnel currents after several months of device storage B , in this study the presence of the thin SiO 2 layer was confirmed by TEM measurements (see Fig. S5c ). As such, in our model we assume MoS 2 /CaF 2 /SiO 2 /n-Si 
EELS analysis and sample degradation during TEM
In Fig. 5Sa we show the TEM image measured at the beginning of our study. We observe that already during the first measurement the TEM irradiation leads to a partial damage of
Si substrate a few nanometers below the Si/CaF 2 interface. (Fig. 5Sb) . Nevertheless, the Si/CaF 2 and CaF 2 /MoS 2 interfaces remained stable enough to allow for recording an electron energy loss spectrometry (EELS) line scan employing the scanning mode of the TEM. In this situation a low dose electron beam is focused and scanned along the line shown in Fig. 5Sb . In each position an EELS spectrum is recorded, thus having a spatial resolution of 0.5 nm. As shown in Fig. 5Sc , the EELS profile clearly confirms the layered structure of our device, though the measured thickness is broadened by an unknown factor K due to the non-planar surface. Also, the which is at least an order of magnitude larger than for all our previous TEM measurements.
As shown in Fig. S6 , already the first measurement with such a high electron dose rate leads to a complete amorphisation of CaF 2 and partial damage of MoS 2 . A further increase of irradiation time leads to a severe damage of the Si substrate, and after about 4 minutes all layers are completely destroyed (Fig. S6d) . These results confirm that TEM is in general destructive for MoS 2 /CaF 2 FETs and reasonable results can be obtained only with moderate electron dose rates.
